

Compact Dilithium on Cortex M3 and Cortex M4

Denisa Greconici Matt

Matthias Kannwischer

Daan Sprenkels

30 October 2020

Institute for Computing and Information Sciences – Digital Security Radboud University Nijmegen

- 1. Introduction
- 2. Constant time multiplications on Cortex-M3
- 3. Optimizing performance
- 4. Optimization memory
- 5. Results
- 6. Conclusion



1

Introduction





- ▶ 2016 NIST calls for proposals for PQC algorithms
 - Key Encapsulation Mechanisms (KEMs) and Digital Signatures



- ▶ 2016 NIST calls for proposals for PQC algorithms
 - Key Encapsulation Mechanisms (KEMs) and Digital Signatures
- \blacktriangleright 2017 69 candidates qualified for round 1



- ▶ 2016 NIST calls for proposals for PQC algorithms
 - Key Encapsulation Mechanisms (KEMs) and Digital Signatures
- ▶ 2017 69 candidates qualified for round 1
- \blacktriangleright 2019 26 candidates qualified for round 2



- ▶ 2016 NIST calls for proposals for PQC algorithms
 - Key Encapsulation Mechanisms (KEMs) and Digital Signatures
- \blacktriangleright 2017 69 candidates qualified for round 1
- \blacktriangleright 2019 26 candidates qualified for round 2
- ▶ July 2020 round 3 candidates announced



- ▶ 2016 NIST calls for proposals for PQC algorithms
 - Key Encapsulation Mechanisms (KEMs) and Digital Signatures
- ▶ 2017 69 candidates qualified for round 1
- \blacktriangleright 2019 26 candidates qualified for round 2
- ▶ July 2020 round 3 candidates announced
 - 7 finalists

• 8 alternative schemes



- 2016 NIST calls for proposals for PQC algorithms
 - Key Encapsulation Mechanisms (KEMs) and Digital Signatures
- ▶ 2017 69 candidates qualified for round 1
- ▶ 2019 26 candidates qualified for round 2
- ▶ July 2020 round 3 candidates announced
 - 7 finalists
 - ► KEMs (Classic McEliece, Kyber, NTRU and Saber)
 - Signatures (Dilithium, Falcon, and Rainbow)
 - 8 alternative schemes
 - ► KEMs (BIKE, FrodoKEM, HQC, NTRU Prime, SIKE)
 - ► Signatures (GeMSS, Picnic, SPHINCS+)





- ► Signature scheme
- ▶ Part of CRYSTALS (with Kyber)
- ▶ One of the 3rd round finalists



- ► Signature scheme
- ▶ Part of CRYSTALS (with Kyber)
- ▶ One of the 3rd round finalists
- ► Fiat-Shamir with aborts
- ▶ Module-LWE and Module-SIS



- ► Signature scheme
- ▶ Part of CRYSTALS (with Kyber)
- ▶ One of the 3rd round finalists
- ▶ Fiat-Shamir with aborts
- ▶ Module-LWE and Module-SIS
- Small keys and signatures
- ▶ Operates in the polynomial ring $\mathbb{R}_q = \mathbb{Z}_q[X]/(X^{256} + 1)$, with q = 8380417⇒ Allows efficient polynomial multiplication with NTT

- ► Signature scheme
- ▶ Part of CRYSTALS (with Kyber)
- ▶ One of the 3rd round finalists
- ▶ Fiat-Shamir with aborts
- ▶ Module-LWE and Module-SIS
- Small keys and signatures
- ▶ Operates in the polynomial ring $\mathbb{R}_q = \mathbb{Z}_q[X]/(X^{256} + 1)$, with q = 8380417⇒ Allows efficient polynomial multiplication with NTT
- ▶ 4 security levels (3 of them target NIST security levels 1-3)



The Number-Theoretic Transform (NTT)

- ▶ Fast Fourier Transform (FFT) in finite field
- ▶ Let $g = g_0 + g_1X + ... + g_{n-1}X^{n-1}$, polynomial in \mathbb{R}_q
- ▶ Representation of polynomial g:
 - By its coefficients: $g_0, g_1...g_{n-1}$
 - By evaluating g at the powers of the n'th primitive root of unity: $g(\omega^0), g(\omega^1)...g(\omega^{n-1})$



The Number-Theoretic Transform (NTT)

- ▶ Fast Fourier Transform (FFT) in finite field
- ▶ Let $g = g_0 + g_1 X + ... + g_{n-1} X^{n-1}$, polynomial in \mathbb{R}_q
- ▶ Representation of polynomial *g*:
 - By its coefficients: $g_0, g_1...g_{n-1}$
 - By evaluating g at the powers of the n'th primitive root of unity: $g(\omega^0), g(\omega^1)...g(\omega^{n-1})$
- ▶ Formal definition of the NTT in Dilithium

•
$$\hat{g} = NTT(g) = \sum_{i=0}^{n-1} \hat{g}_i X^i$$
, with $\hat{g}_i = \sum_{j=0}^{n-1} \psi^j g_j \omega^{ij}$; and

•
$$g = INTT(\hat{g}) = \sum_{i=0}^{n-1} g_i X^i$$
, with $g_i = n^{-1} \psi^{-i} \sum_{j=0}^{n-1} \hat{g}_j \omega^{-ij}$.



Dilithium simplified

Gen 01 $\mathbf{A} \leftarrow R_a^{k \times \ell}$ 02 $(\mathbf{s}_1, \mathbf{s}_2) \leftarrow S_n^\ell \times S_n^k$ 03 $\mathbf{t} := \mathbf{As}_1 + \mathbf{s}_2$ 04 return $(pk = (\mathbf{A}, \mathbf{t}), sk = (\mathbf{A}, \mathbf{t}, \mathbf{s}_1, \mathbf{s}_2))$ Sign(sk, M)05 $\mathbf{z} := \bot$ 06 while $\mathbf{z} = \perp d\mathbf{o}$ 07 $\mathbf{y} \leftarrow S_{\alpha_1-1}^{\ell}$ $\mathbf{w}_1 := \mathsf{HighBits}(\mathbf{Ay}, 2\gamma_2)$ 80 09 $c \in B_{60} := \mathsf{H}(M \parallel \mathbf{w}_1)$ $\mathbf{z} := \mathbf{y} + c\mathbf{s}_1$ 10 if $\|\mathbf{z}\|_{\infty} \geq \gamma_1 - \beta$ or $\|\mathsf{LowBits}(\mathbf{Ay} - c\mathbf{s}_2, 2\gamma_2)\|_{\infty} \geq \gamma_2 - \beta$, then $\mathbf{z} := \bot$ 11 12 return $\sigma = (\mathbf{z}, c)$

$$\begin{array}{l} \frac{\operatorname{Verify}(pk, M, \sigma = (\mathbf{z}, c))}{13 \ \mathbf{w}_1' := \operatorname{HighBits}(\mathbf{A}\mathbf{z} - c\mathbf{t}, 2\gamma_2)} \\ 14 \ \mathbf{if \ return} \ \llbracket \|\mathbf{z}\|_{\infty} < \gamma_1 - \beta \rrbracket \ \mathbf{and} \ \llbracket c = \operatorname{H}(M \parallel \mathbf{w}_1') \end{array}$$





Arm Cortex M4(STM32F407-DISCOVERY)

Arm Cortex M3 (AtmelSAM3X8E)



Target platforms

- Arm Cortex M4(STM32F407-DISCOVERY)
 - NIST choice for PQC
 - 32-bit, ARMv7e-M
 - 1 MiB ROM, 196 KB RAM, 168 MHz
 - 32-bit multiplications in **1 cycle** (UMULL, SMULL, UMLAL, SMLAL)
- Arm Cortex M3 (AtmelSAM3X8E)



Target platforms

- Arm Cortex M4(STM32F407-DISCOVERY)
 - NIST choice for PQC
 - 32-bit, ARMv7e-M
 - 1 MiB ROM, 196 KB RAM, 168 MHz
 - 32-bit multiplications in **1 cycle** (UMULL, SMULL, UMLAL, SMLAL)
- Arm Cortex M3 (AtmelSAM3X8E)
 - Arduino Due
 - 32-bit, ARMv7-M
 - 512 KiB Flash, 96 KB RAM, 84 MHz
 - Variable time 32-bit multiplications !



UMULL on M3





¹Based on the Master thesis of [dG15].

Constant time multiplications on Cortex-M3



- ► Variable time 32-bit multiplications
 - But, 16-bit multipliers are constant time MUL, MLS – 1 cycle; MLA – 2 cycles



- ▶ Variable time 32-bit multiplications
 - But, 16-bit multipliers are constant time MUL, MLS – 1 cycle; MLA – 2 cycles
- ► Our solution: use 16-bit multipliers ⇒ represent the 32-bit values in radix 2¹⁶



- ▶ Variable time 32-bit multiplications
 - But, 16-bit multipliers are constant time MUL, MLS – 1 cycle; MLA – 2 cycles
- ► Our solution: use 16-bit multipliers ⇒ represent the 32-bit values in radix 2¹⁶
 - Let $a = 2^{16}a_1 + a_0$ and $b = 2^{16}b_1 + b_0$ with $0 \le a_0, b_0 < 2^{16}$ and $-2^{15} \le a_1, b_1 < 2^{15}$



- ▶ Variable time 32-bit multiplications
 - But, 16-bit multipliers are constant time MUL, MLS – 1 cycle; MLA – 2 cycles
- ► Our solution: use 16-bit multipliers ⇒ represent the 32-bit values in radix 2¹⁶
 - Let $a = 2^{16}a_1 + a_0$ and $b = 2^{16}b_1 + b_0$ with $0 \le a_0, b_0 < 2^{16}$ and $-2^{15} \le a_1, b_1 < 2^{15}$

• Then
$$ab = 2^{32}a_1b_1 + 2^{16}(a_0b_1 + a_1b_0) + a_0b_0$$
,
with $-2^{31} \le a_ib_j < 2^{31}$



Schoolbook multiplication





9

(slides handover)



Optimizing performance



- $(1)\;$ Applying the CRT
- (2) {Unsigned => Signed} representation
- (3) Merging layer





¹Based on [BCLv19].
$C = a \cdot b$ $\hat{a} = NTT(a)$ $\hat{b} = NTT(b)$ Ĉ := a · b C = NTT'(c)



 $C = a \cdot b$ $\hat{a} = NTT(a)$ $\hat{b} = NTT(b)$ Ĉ := à · ĥ C = NTT'(c)AD 32 bit



 $C = a \cdot b$ $a_{i} = a \mod q_{i}$ $b_{i} = b \mod q_{i}$ $c_{i} = NTT^{\prime\prime} \left(NTT(a_{i}) \circ NTT(b_{i}) \right)$ $C = CRT(C_1, \dots, C_R)$

 $C = a \cdot h$ $C = u \cdot 1$ $a_i = a \mod q_i$ $b_i = b \mod q_i$ $C_i = NTT^{-1} \left(NTT(a_i) \circ NTT(b_i) \right)$ $C = CRT(C_1, \dots, C_k)$ 16 bit 11



▶ NTT has to work in $\mathbb{Z}_{q_i}/(X^{256} + 1)$ ⇒ choose q_i NTT primes



- ▶ NTT has to work in $\mathbb{Z}_{q_i}/(X^{256}+1)$ ⇒ choose q_i NTT primes
- $\prod_i q_i$ must be larger than coefficients in c!
- For Dilithium, need to split into 4 polynomials mod q_i



- ▶ NTT has to work in $\mathbb{Z}_{q_i}/(X^{256}+1)$ ⇒ choose q_i NTT primes
- ▶ $\prod_i q_i$ must be larger than coefficients in *c*!
- For Dilithium, need to split into 4 polynomials mod q_i
- Unfortunately, this is slower than doing schoolbook
- ▶ But it might be useful for other platforms :)



▶ Unsigned subtraction a - b overflows if a < b



- ▶ Unsigned subtraction a b overflows if a < b
- ▶ All subtractions are $a b \equiv (a + Nq) b$ to mitigate this



- ▶ Unsigned subtraction a b overflows if a < b
- ▶ All subtractions are $a b \equiv (a + Nq) b$ to mitigate this
 - Extra addition
 - Numbers grow faster \Rightarrow more reductions needed



- ▶ Unsigned subtraction a b overflows if a < b
- ▶ All subtractions are $a b \equiv (a + Nq) b$ to mitigate this
 - Extra addition
 - $\bullet\,$ Numbers grow faster $\Rightarrow\,$ more reductions needed

▶ Signed representation is better! :)



- ▶ Unsigned subtraction a b overflows if a < b
- ▶ All subtractions are $a b \equiv (a + Nq) b$ to mitigate this
 - Extra addition
 - Numbers grow faster \Rightarrow more reductions needed

- Signed representation is better! :)
 - No extra addition
 - Numbers grow less \Rightarrow less reductions



▶ NTT (= FFT) recurses a binary tree



- ▶ NTT (= FFT) recurses a binary tree
- ▶ Depth first: Many reloads of twiddle factors
- ▶ Breadth first: Many loads/spills of coefficients



- ▶ NTT (= FFT) recurses a binary tree
- ▶ Depth first: Many reloads of twiddle factors
- ▶ Breadth first: Many loads/spills of coefficients
- ▶ Go for hybrid approach, i.e., *merging layers*











- ► M4: Merge 2 layers
- ▶ M3 (constant-time): No merged layers
- ▶ M3 (leaktime): Merge 2 layers



Optimization memory



(1) Storing A in flash (realistic setting)

(2) Storing A in SRAM ("vanilla" setting)

(3) Streaming A and y (how small can we go?)



Three strategies

- $(1)\;$ Storing A in flash (realistic setting)
 - Can read A from flash during signing
 - Needs extra flash space
- (2) Storing A in SRAM ("vanilla" setting)

(3) Streaming A and y (how small can we go?)



Three strategies

- $\left(1\right)$ Storing A in flash (realistic setting)
 - Can read A from flash during signing
 - Needs extra flash space
- (2) Storing A in SRAM ("vanilla" setting)
 - Generate A once during signing
 - Needs extra SRAM space
- (3) Streaming A and y (how small can we go?)



Three strategies

- $\left(1\right)$ Storing A in flash (realistic setting)
 - Can read A from flash during signing
 - Needs extra flash space
- (2) Storing A in SRAM ("vanilla" setting)
 - Generate A once during signing
 - Needs extra SRAM space
- (3) Streaming A and y (how small can we go?)
 - No extra space needed
 - Likely to be very slow



Stack optimization

Sign(sk, M)09 $\mathbf{A} \in R_a^{k \times \ell} := \mathsf{ExpandA}(\rho)$ $\triangleright \mathbf{A}$ is generated and stored in NTT Representation as $\hat{\mathbf{A}}$ 10 $\mu \in \{0, 1\}^{384} := \mathsf{CRH}(tr \parallel M)$ 11 $\kappa := 0. (\mathbf{z}, \mathbf{h}) := \bot$ 12 $\rho' \in \{0,1\}^{384} := \mathsf{CRH}(K \parallel \mu) \text{ (or } \rho' \leftarrow \{0,1\}^{384} \text{ for randomized signing)}$ 13 while $(\mathbf{z}, \mathbf{h}) = \bot$ do \triangleright Pre-compute $\hat{\mathbf{s}}_1 := \text{NTT}(\mathbf{s}_1), \hat{\mathbf{s}}_2 := \text{NTT}(\mathbf{s}_2), \text{ and } \hat{\mathbf{t}}_0 := \text{NTT}(\mathbf{t}_0)$ 14 $\mathbf{y} \in S_{\alpha_1-1}^{\ell} := \mathsf{ExpandMask}(\rho', \kappa)$ $\triangleright \mathbf{w} := \mathrm{NTT}^{-1}(\hat{\mathbf{A}} \cdot \mathrm{NTT}(\mathbf{v}))$ $\mathbf{w} := \mathbf{A}\mathbf{v}$ 15 $\mathbf{w}_1 := \mathsf{High}\mathsf{Bits}_a(\mathbf{w}, 2\gamma_2)$ 16 $c \in B_{60} := \mathsf{H}(\mu \| \mathbf{w}_1)$ \triangleright Store c in NTT representation as $\hat{c} = \text{NTT}(c)$ 17 \triangleright Compute $c\mathbf{s}_1$ as $\mathrm{NTT}^{-1}(\hat{c}\cdot\hat{\mathbf{s}}_1)$ 18 $\mathbf{z} := \mathbf{y} + c\mathbf{s}_1$ \triangleright Compute $c\mathbf{s}_2$ as $\mathrm{NTT}^{-1}(\hat{c}\cdot\hat{\mathbf{s}}_2)$ $(\mathbf{r}_1, \mathbf{r}_0) := \mathsf{Decompose}_a(\mathbf{w} - c\mathbf{s}_2, 2\gamma_2)$ 19 if $\|\mathbf{z}\|_{\infty} \geq \gamma_1 - \beta$ or $\|\mathbf{r}_0\|_{\infty} \geq \gamma_2 - \beta$ or $\mathbf{r}_1 \neq \mathbf{w}_1$, then $(\mathbf{z}, \mathbf{h}) := \bot$ 20 else 21 $\mathbf{h} := \mathsf{MakeHint}_{a}(-c\mathbf{t}_{0}, \mathbf{w} - c\mathbf{s}_{2} + c\mathbf{t}_{0}, 2\gamma_{2})$ \triangleright Compute $c\mathbf{t}_{0}$ as $\mathsf{NTT}^{-1}(\hat{c} \cdot \hat{\mathbf{t}}_{0})$ 22 if $||c\mathbf{t}_0||_{\infty} \geq \gamma_2$ or the # of 1's in **h** is greater than ω , then $(\mathbf{z}, \mathbf{h}) := \bot$ 23 24 $\kappa := \kappa + 1$ 25 return $\sigma = (\mathbf{z}, \mathbf{h}, c)$

Results



Measuring performance

- ▶ M4: Use systick timer
- ▶ M3: Use the DWT cycle counter (CYCCNT)



Measuring performance

- ▶ M4: Use systick timer
- ▶ M3: Use the DWT cycle counter (CYCCNT)

Measuring stack usage

- (1) Fill the stack with sentinel values
- (2) Run the algorithm
- (3) Count how many sentinel bytes were overwritten



				NTT	NTT^{-1}	0
Dilithium	[GKOS18]	constant-time	M4	10701	11662	_
	This work	constant-time	M4	8 540	8 923	1955
	This work	variable-time	М3	19 347	21 006	4 899
	This work	constant-time	М3	33 025	36 609	8 479

				NTT	NTT^{-1}	0
	[GKOS18]	constant-time	M4	10701	11662	—
Dilithium -	This work	constant-time	M4	8 540	8 923	1955
	This work	variable-time	М3	19 347	21 006	4 899
	This work	constant-time	М3	33 025	36 609	8 479

- \blacktriangleright On Cortex M4 we have a 25% improvement
- ▶ (Leaktime) operations on M3 are $2.3 \times -2.5 \times$ slower
- ▶ Constant-time NTT 1.7× slower than leaktime

Results M4 strategy 1

Algorithm/				
strategy	Params	Work	Speed [kcc]	Stack [B]
	Dilithium2	This work	2 267	7 916
KeyGen (1)	Dilithium3	This work	3 545	8 940
	Dilithium4	This work	5 086	9 964
	Dilithium2	[RGCB19, scen. 2]	3 640	_
	Dilithium2	This work	3 0 9 7	14 428
Sign(1)	Dilithium3	[RGCB19, scen. 2]	5 495	-
Sign (1)	Dilithium3	This work	4 578	17 628
	Dilithium4	[RGCB19, scen. 2]	4733	
	Dilithium4	This work	3768	20 828
	Dilithium2	This work	1 259	9 004
Varifi	Dilithium3	[GKOS18]	2 342	54 800
verity	Dilithium3	This work	1917	10 028
	Dilithium4	This work	2720	11052

21

Results M4 strategy 2

$\Lambda +$	m.	OF	1 1	- h	m	<u> </u>
	ട	o			ш	17

strategy	Params	Work	Speed [kcc]	Stack [B]
	Dilithium2	This work	1 315	7 916
$K_{av}(an (2, \ell, 2))$	Dilithium3	[GKOS18]	2 320	50 488
$\operatorname{ReyGen}\left(2 \otimes 3\right)$	Dilithium3	This work	2013	8 940
	Dilithium4	This work	2837	9 964
	Dilithium2	[RGCB19, scen. 1]	4 632	-
	Dilithium2	This work	3 987	38 300
	Dilithium3	[GKOS18]	8 348	86 568
Sign (2)	Dilithium3	[RGCB19, scen. 1]	7 085	- <u>-</u>
	Dilithium3	This work	6 0 5 3	52 756
	Dilithium4	[RGCB19, scen. 1]	7 061	<u>G</u>
	Dilithium4	This work	6 001	69 276
	Dilithium2	This work	1 259	9 0 04
Varifi	Dilithium3	[GKOS18]	2 3 4 2	54 800
verny	Dilithium3	This work	1 917	10 028
	Dilithium4	This work	2720	11052

Results M4 strategy 3

Algorithm/				
strategy	Params	Work	Speed [kcc]	Stack [B]
	Dilithium2	This work	1 315	7 916
$K_{av}(ap(2, \ell, 2))$	Dilithium3	[GKOS18]	2 320	50 488
Reyden $(2 \otimes 3)$	Dilithium3	This work	2013	8 940
	Dilithium4	This work	2837	9 964
	Dilithium2	This work	13 332	8 924
Sign (3)	Dilithium3	This work	23 550	9 948
	Dilithium4	This work	22 658	10 972
	Dilithium2	This work	1 259	9 004
Varifi	Dilithium3	[GKOS18]	2 342	54 800
verity	Dilithium3	This work	1917	10028
	Dilithium4	This work	2 7 2 0	11052

23

Results M3 strategy 1

Algorithm/

strategy	Params	Speed [kcc]	Stack [B]
	Dilithium2	2 945	12631
KeyGen (1)	Dilithium3	4 503	15 703
	Dilithium4	6 380	18783
	Dilithium2	5 822	14 869ª
Sign (1)	Dilithium3	8730	18 083 ^b
	Dilithium4	7 398	18 083°
	Dilithium2	1 541	8 944
Verify	Dilithium3	2 321	9 967
	Dilithium4	3 260	10999

^a Uses additional 23632 bytes of flash space.

^b Uses additional 34 896 bytes of flash space.

^c Uses additional 48 208 bytes of flash space.


Algorithm/			
strategy	Params	Speed [kcc]	Stack [B]
KeyGen (2 & 3)	Dilithium2	1 699	7 983
	Dilithium3	2 562	9 007
	Dilithium4	3 587	10031
Sign (2)	Dilithium2	7 115	39 503
	Dilithium3	10 667	53 959
	Dilithium4	10031	70 463
Verify	Dilithium2	1 541	8 944
	Dilithium3	2 321	9 967
	Dilithium4	3 260	10 999

25

Algorithm/			
strategy	Params	Speed [kcc]	Stack [B]
KeyGen (2 & 3)	Dilithium2	1 699	7 983
	Dilithium3	2 562	9 007
	Dilithium4	3 587	10031
Sign (3)	Dilithium2	18 932	9 463
	Dilithium3	33 229	10 495
	Dilithium4	31 180	11511
Verify	Dilithium2	1 541	8 944
	Dilithium3	2 321	9 967
	Dilithium4	3 260	10 999



- ▶ New speed records! \o/
- ▶ 13%, 27%, and 18% speedup compared to [GKOS18]
- ▶ 14% 20% speedup compared to [RGCB19]



- ▶ New speed records! \o/
- ▶ 13%, 27%, and 18% speedup compared to [GKOS18]
- ▶ 14% 20% speedup compared to [RGCB19]

- ▶ New speed records¹
- ▶ Signing: always need 40, 54, 70 kB of memory
- ▶ Signing: 24, 35, 48 kB can be flash instead of SRAM



¹We are the *first* implementation on M3 ;)

- ▶ New speed records! \o/
- ▶ 13%, 27%, and 18% speedup compared to [GKOS18]
- ▶ 14% 20% speedup compared to [RGCB19]

Cortex M3

- ▶ New speed records¹
- ▶ Signing: always need 40, 54, 70 kB of memory
- ▶ Signing: 24, 35, 48 kB can be flash instead of SRAM
- ▶ Keygen and Verify are always pretty cheap

¹We are the *first* implementation on M3 ;)





- ▶ Keygen and Verify are always pretty cheap
- ▶ Generally need 40, 54, 70 kB of memory
- ▶ Strategy 1: 24, 35, 48 kB can be flash instead of SRAM



- ▶ Keygen and Verify are always pretty cheap
- ▶ Generally need 40, 54, 70 kB of memory
- ▶ Strategy 1: 24, 35, 48 kB can be flash instead of SRAM
- ▶ Also can get signing to around 10 kB
- \blacktriangleright For a factor 3× 4×, we save 39, 43, 58 kB



Conclusion



Paper: https://dsprenkels.com/files/dilithium-m3.pdf

Code: https://github.com/dilithium-cortexm/dilithium-cortexm

Authors:

- Daan: https://dsprenkels.com
- ▶ Denisa: TBD
- Matthias: https://kannwischer.eu







Daniel J. Bernstein, Chitchanok Chuengsatiansup, Tanja Lange, and Christine van Vredendaal.

NTRU Prime.

Submission to the NIST Post-Quantum Cryptography Standardization Project [NIS16], 2019.

available at

https://csrc.nist.gov/projects/post-quantum-cryptography/round-2-submissions.

Wouter de Groot.

A performance study of X25519 on Cortex-M3 and M4, 2015.

https://pure.tue.nl/ws/portalfiles/portal/47038543.

References ii

- Tim Güneysu, Markus Krausz, Tobias Oder, and Julian Speith. Evaluation of lattice-based signature schemes in embedded systems. In ICECS 2018, pages 385-388, 2018. https://www.seceng.ruhr-uni-bochum.de/media/seceng/veroeffentlichungen/2018/10/ 17/paper.pdf.
- Vadim Lyubashevsky, Léo Ducas, Eike Kiltz, Tancrède Lepoint, Peter Schwabe, Gregor Seiler, and Damien Stehlé.

CRYSTALS-DILITHIUM.

Submission to the NIST Post-Quantum Cryptography Standardization Project [NIS16], 2019.

available at

https://csrc.nist.gov/projects/post-quantum-cryptography/round-2-submissions.

NIST Computer Security Division.

Post-Quantum Cryptography Standardization, 2016.

https://csrc.nist.gov/Projects/Post-Quantum-Cryptography.

Prasanna Ravi, Sourav Sen Gupta, Anupam Chattopadhyay, and Shivam Bhasin.
Improving Speed of Dilithium's Signing Procedure.
In CARDIS 2019, volume 11833 of LNCS, pages 57–73. Springer, 2019.
https://eprint.iacr.org/2019/420.pdf.